Increasing power consumption is a serious problem in the current scaled CMOS because the supply voltage does not scale down proportionally and the standby leakage current increases. The major cause of this problem is widely recognized to be increasing threshold-voltage (V th ) variation.
Introduction
Increasing power consumption is a serious problem in the current scaled CMOS because the supply voltage does not scale down proportionally and the standby leakage current increases. The major cause of this problem is widely recognized to be increasing threshold-voltage (V th ) variation.
We proposed a new FDSOI structure ( Fig. 1 ) named Silicon on Thin BOX (SOTB) [1] , which can be controlled by the back-gate bias, and have shown that it has a small V th variation about half that of the conventional bulk CMOS [2] . In this study, we systematically investigated the V th variation of SOTB and estimated the effect of a small V th variation on decreasing the leakage current.
Electrical Characterization of Devices
SOTB devices were fabricated by a process based on the 65-nm low-power CMOS flow combined with additional raised source/drain and fully silicided (FUSI) gate processes. Details were described elsewhere [2, 3] .
V th values were determined from I d -V gs characteristics at various gate lengths (L g ) and widths (W g ) within a wafer. We used the saturation extrapolation method at V ds = 1.2 V in most cases. A typical cumulative probability plot of V th values is shown in Fig. 2 . Note that σV th for PMOS is always smaller than that for NMOS, that is, the slope of the plot is steeper with the same gate size and |V th |, as pointed out for the conventional bulk CMOS in [4] . The number of sampling points was restricted to less than 40 in a wafer, and thus we performed the D'Agostino-Pearson test [5] to confirm the normality of distribution. Results are shown in Table I . We can conclude that the distribution could be normal because K 2 values are less than the critical value of 5.99. Pelgrom plots for the NMOS of different gate materials and halo implant are shown in Fig. 3 . The slope of the plot, namely, the Pelgrom coefficient A Vt , is an indicator of V th variation. The A Vt values are summarized in Table II . The values for bulk devices are shown based on the result in [4] assuming the same capacitance equivalent oxide thickness (T ox-inv ) and V th . The A Vt value for SOTB with halo implant and poly-Si gate was higher than that of the bulk, although the same process as the bulk was used. This might be because the halo implant significantly increased the statistical variation of impurity due to the confinement of the halo implant within a thin SOI layer (10-15 nm). Thus, we concluded that the halo implantation is harmful to the variability in SOTB. Unlike the bulk, SOTB can effectively suppress the short-channel effect without the halo implantation because of both ultrathin SOI and BOX layers [2] . This leads to a significant decrease in A Vt . By using the FUSI metal gate, the value further decreased to half that of the bulk. Decreasing T ox-inv by 0.4 nm due to suppressing gate depletion and the absence of the poly-grain effect might contribute to decreasing A Vt . σ(V th F -V th R ) values are shown in Fig. 4 for the same samples as in Fig. 3 . These values, obtained by exchanging source and drain [6] , are indices of local (mainly statistical) variation. The result strongly suggests there is a significant decrease in local variation in Dependence of σV th on drain voltage (V ds ) is shown in Fig. 5 . The V th values were determined by the constant current (10 -9 A/μm) method. It is notable that the dependence of σV th for the FUSI device was very weak because the short-channel effect was well suppressed. For the σ(V th F -V th R ) values, there was a strong V ds dependence especially for the halo device. This is because of strong channel-length modulation caused by V ds at about V gs = V th , that is, reduced channel length increases statistical variation just like decreasing L g . The above results strongly suggest that using low-dose channel and not using halo is essential to decrease local variation. The SOTB is thought to be one of the ideal structures in terms of small variability. concentration in the SOI layer without the halo implant is essential for maintaining small variability due to the reduced statistical variability component. The value of σV th for SOTB is half that for the bulk. This corresponds to a reduction in the off-state leakage current of less than half. 
Estimation of Leakage current
Increasing σV th causes marked increase in leakage current of an LSI chip because it can contain a significant number of leaky transistors with an increasing number of transistors in a chip. Here we demonstrate a reduction in leakage current summing for a large number of transistors taking σV th into account. The currents for the bulk and SOTB were compared. The conditions for the calculation are listed in Table III , assuming a SRAM chip fabricated by a 65-nm technology. I off versus ΔV th is shown in Fig. 6 (a) . When decreasing V th from the typical value, I off increases due to subthreshold leakage. On the other hand, I off also increases with increasing V th because of gate-induced drain leakage (GIDL). A V th probability plot is shown in Fig. 6 (b) . σV th of SOTB is half that of the bulk with the same device size. The expected value of I off , P × I off , for each V th is plotted in Fig. 6 (c). The integration of the hatched (painted) area corresponds to the summed leakage current. For one million transistors, these values are 54.7 and 28.2 μA for the bulk and SOTB, respectively. This result indicates that reducing σV th by half has an impact of reducing leakage current by half for chips fabricated by the 65-nm technology. This effect continues to be enhanced with scaling (1/3 for 45 nm with half σV th ).
Conclusion
V th variation of SOTB was studied. The low impurity 
